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ABSTRACT
Versatile Video Coding (VVC) is the next generation video coding
standard expected by the end of 2020. Compared to its predecessor,
VVC introduces new coding tools to make compression more effi-
cient at the expense of higher computational complexity. This rises a
need to design an efficient and optimised implementation especially
for embedded platforms with limited memory and logic resources.
One of the newly introduced tools in VVC is the Multiple Transform
Selection (MTS). This latter involves three Discrete Cosine Trans-
form (DCT)/Discrete Sine Transform (DST) types with larger and
rectangular transform blocks. In this paper, an efficient hardware im-
plementation of all DCT/DST transform types and sizes is proposed.
The proposed design uses 32 multipliers in a pipelined architecture
which targets an ASIC platform. It consists in a multi-standard archi-
tecture that supports the transform block of recent MPEG standards
including AVC, HEVC and VVC. The architecture is optimized and
removes unnecessary complexities found in other proposed architec-
tures by using regular multipliers instead of multiple constant multi-
pliers. The synthesized results show that the proposed method which
sustain a constant throughput of two pixels/cycle and constant la-
tency for all block sizes can reach an operational frequency of 600
Mhz enabling to decode in real-time 4K videos at 48 fps.
Index Terms— VVC, Multiple Transform Selection, Hardware
implementation, ASIC, cross-standard implementation.
1. INTRODUCTION
The next generation video coding standard named Versatile Video
Coding (VVC) is under development by the Joint Video Ex-
perts Team (JVET), established by Motion Picture Experts Group
(MPEG) and Video Coding Experts Group (VCEG). The VVC stan-
dard, expected by the end of 2020, introduces several new coding
tools enabling up to 40% of coding gain beyond High Efficient Video
Coding (HEVC) standard [1, 2]. One of the newly introduced tools
is the Multiple Transform Selection (MTS) which involves three
transform types including Discrete Cosine Transform (DCT) type
II (DCT-II), DCT type VIII (DCT-VIII) and Discrete Sine Trans-
form (DST) type VII (DST-VII) with block sizes that can reach 64
× 64 for DCT-II and 32 × 32 for DCT-VIII/DST-VII. The use of
DCT/DST families gives the ability to apply separable transforms,
the transformation of a block can be applied separately in horizontal
and vertical directions. If the DST-VII horizontal direction is se-
lected, VVC enables the use of DCT-VIII or DST-VII for the vertical
direction, and vice versa, unlike DCT-II which is applied for both
directions when it is selected by the encoder.
In this paper, two hardware implementations with two different
architectures of the MTS transforms are proposed. The first uses
Hcub Multiplierless Multiple Constant Multiplier (MCM) algorithm
[3] and the second relies on Regular Multiplier (RM) to compute
the transform. These implementations support 1-D Inverse DCT-II
(IDCT-II) of orders from 4 to 64 and IDST-VII/IDCT-VIII of orders
from 4 to 32. The 2-D transform can be performed using two 1-D
transforms by adding an intermediate transpose memory in a folded
architecture. Both modules can support the transform of the recent
MPEG video coding standards including AVC, HEVC and VVC.
The main consideration of these implementations is to conserve a
fixed throughput of 2 pixels/cycle and a fixed system latency for all
transform sizes and types. This enables accurate prediction of the
process performance while facilitating chaining between transform
blocks. To the best of our knowledge, this is the first implemen-
tation that includes all VVC-MTS transforms with size up to 64 for
the DCT-II. Synthesis results using Synopsys Design Compiler (DC)
tool, show that the RM architecture consumes 63% less gates than
the MCM one. For our multi-standard decoder, we adopt the RM
architecture due to the significant surface gain.
The rest of this paper is organized as follows. Section 2 presents
the background of the MTS kernels and the existing works related
its hardware implementations. In Section 3, the detailed hardware
implementations of the MCM and RM architectures are presented.
Experimental setup, test conditions and results are described in Sec-
tion 4, along with a comparison with the state of art works. Finally,
Section 5 concludes this paper.
2. RELATEDWORKS
2.1. Background of the MTS
The HEVC standard is based on the DCT type II as the main trans-
form function and the DST of type VII applied only for Intra blocks
of size 4× 4. In VVC, the MTS scheme can be used for coding both
Intra and Inter blocks.
The basis functions of the three transforms considered in the
MTS module are expressed by Equations (1), (2) and (3) for DCT-II
C2, DST-VII S7 and DCT-VIII C8, respectively. MTS extends the
use of the DST-VII/DCT-VIII for blocks of sizes 8×8, 16×16 and
32×32 including all possible asymmetric blocks, and also considers
the 64×64 block size for the DCT-II.
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The 2D forward transform of an input block X of size M ×N
is computed by
Y = BV ·X ·BTH (4)
where BTH is a matrix of size N × N of horizontal transform coef-
ficients, BV is a matrix of size M ×M of vertical transform coeffi-
cients. The inverse 2D transform is computed by Equation (5)
Xˆ = BTV · Y˜ ·BH (5)
Finally, to further decrease the computational complexity of the
transform module, high frequency transform coefficients are zeroed
out for the transform blocks of sizes equal to 64 for DCT-II and
32 for transform types DST-VII/DCT-VIII. Therefore, only lower-
frequency coefficients are retained.
2.2. Existing Hardware Implementations
Several DCT-II hardware implementations have been proposed in
the literature, as it is the main transform used in the previous video
coding standards. Shen et al. [4] have presented a unified 4/8/16 and
32-point DCT-II targeting ASIC platform. They used MCM for sizes
4× 4 and 8× 8 and RM for 16× 16 and 32× 32 transform blocks.
Moreover, the proposed architecture is a multi-standard supporting
five video standards including AVC, HEVC, AVS, VC1 and MPEG-
2/4 with a fixed throughput of 4 pixels/cycle.
Recently, several works on hardware implementation of the
VVC transform have been published. Kammoun et al. [5] proposed
a 1-D hardware implementation of the Adaptive Multiple Transform
(AMT) including five transform types DCT-II, DST-I, DST-V, DST-
VII and DCT-VIII for only size 4×4 using adders and shifts instead
of regular multipliers. Although this work presents a hardware im-
plementation for all transform types (including the MTS types), it
only supports 4 × 4 block sizes. Mert et al. [6] proposed another
hardware implementation supporting also all transform types for
sizes 4 × 4 and 8 × 8. This solution investigated two hardware
methods with a fixed 8 pixels/cycle throughput. The first one uses
separate data paths and the second one considers re-configurable
data paths for all 1-D transforms. This solution is limited to block
size of 8× 8, knowing that the transform of large block size (16×16,
32×32 and 64×64) is much more complex and requires more re-
sources.
Garrido et al. [7] have proposed a pipelined 1-D hardware im-
plementation of the AMT of size 4× 4, 8× 8 ,16× 16 and 32× 32.
It includes the five transform types within the JEM software [8]. The
proposed design has a fixed throughput of 4 pixels/cycle on a fully
pipelined architecture. The design relies on two 1D implementations
connected with a transpose memory. Garrido et al. in [9] extended
their work to support a 2D transform. The synthesis results targeting
multiple state of the art Field-Programmable Gate Array (FPGAs)
platforms show that the design can support in the best scenario 4K
video resolution at 23 frames per second. Although the work in [7]
supports all VVC transform types, it does not support blocks of size
64 × 64 which significantly increases the complexity. Kammoun
et al. [10] proposed another hardware implementation for the same
transform types and sizes. It implements the transformation using IP
cores multiplier taking advantage of DSPs of the FPGA device. The
work in [10] proposes a 2-D hardware implementation. Although it
includes 2-D implementation, blocks of sizes 64 × 64 are also not
supported. Authors in [11] proposed a 2D hardware architecture for
DCT-VIII and DST-VII of VVC. They implement all DST-VII DCT-
VIII transform sizes using adders and shifts. Although it is the first
architecture that includes asymmetric blocks, it does not include the
DCT-II.
This paper proposes a comparison of two 1-D hardware archi-
tectures for 4/8/16/32/64 1-D MTS transform cores. The first archi-
tecture uses adders and shifts for all types and sizes to perform a 1-D
transform operation, while the second one relies on 32 regular mul-
tipliers to perform the required multiplications. Read-Only Memory
(ROM) is used to store coefficients for the RM architecture. Up the
best of our knowledge, this is the first implementation of a VVC
MTS architecture supporting all transform types and sizes.
3. PROPOSED HARDWARE IMPLEMENTATIONS
In this section, we present a brief description of the two proposed
hardware designs for the 1-D MTS transforms. For both architec-
tures, the constraint is to sustain a fixed throughput of 2 pixels/cycle
and a fixed latency regardless of the block size. This choice enables
the transformation to process a 1-D horizontal or vertical 4, 8, 16,
32 and 64-point sizes in 8, 32, 128, 512 and 2048 clock cycles, re-
spectively. Moreover, we introduced a delay line at the output to
provide a fully pipelined structure. The size of the delay line has
been determined according to the throughput and the largest trans-
form block latency. This static latency enables a smooth chaining
between processing engines of the decoder.
The MTS processor interfaces for both designs are summarized
in table 1. A positive pulse in input enable launches the transform
process, with the size, type and transform direction are defined in
the tr size, tr type and tr dir input signals, respectively. Follow-
ing the input enable the data in signal will carry two Nbi coeffi-
cients at the next clock cycle. After the computation, outputs can be
read from the data out inter or data out final signals, depend-
ing on the transform direction, at a speed of two Nbi pixels each
clock cycle. For both implementations that integrate data loading
and pipeline stages, the design starts generating the result of 1-D
row/columns DCT/DST after a fixed system latency. It then contin-
ues generating the outputs every clock cycle without any stalls.
Table 1. MTS design interface
Signal I/O #BITS Description
clk I 1 System Clock
rst n I 1 System reset, active low
input enable I 1 Activation pulse to start
avc vvc I 1 Video standard: 0, avc;1, hevc or vvc
tr type I 2 Transform type: 0, DCT-II;1, DCT-VIII; 2,DST-VII
tr size I 3 Transform size: 0:4-pnt; 1:8-pnt;2:16-pnt; 3:32-pnt;4:64-pnt
tr dir I 1 Transform direction :0:Horizontal; 1: Vertical
data in I 2× Nbi Input data
data enable O 1 Activation pulse to indicateend of N-point
data out inter O 2×Nbi Intermediate output data
data out fin O 2×Nbo Final result
3.1. Multiplierless Architecture
The MCM architecture is a design in which multipliers are replaced
by adders and shifts. It is widely used and for small block sizes, it
has been proven to be more efficient than a regular multiplier archi-
tecture. However, VVC introduces new transform types with larger
64 × 64 block size. These new transforms increase the number of
coefficients and the number of possible multiplications. For that RM
architecture is also reconsidered in this paper.
The MCM architecture contains five separable modules, one
module for the N-point IDCT-II in a unified architecture and four
independent modules for 4-point, 8-point, 16-point and 32-point
IDCT-VIII/IDST-VII. We take advantage of the butterfly decom-
position to regroup all IDCT-II sizes (4-point, 8-point, 16-point,
32-point, 64-point) into one unified architecture. For the IDCT-
VIII and IDST-VII which do not have any specific decomposition,
we created one module for each block size including 4-point, 8-
point, 16-point and 32-point. The relationship between IDCT-VIII
and IDST-VII enables to use only the IDST-VII kernel to compute
both transformations by adding two stages for preprocessing and
postprocessing as shown in Figure 1. Equation (6) computes the
IDCT-VIII CT8 from the IDST-VII ST7 using pre-processing Λ and
post-processing Γ matrices.
CT8 = Λ · ST7 · Γ, (6)
where Λ and Γ are permutation and sign changes matrices computed
by Equations (7) and (8), respectively.
Λi,j =
{
1, if j = N − 1− i,
0, otherwise , (7)
Γi,j =
{
(−1)i, if j = i,
0, otherwise , (8)
with i, j ∈ {0, 1, . . . , N − 1} and N ∈ {4, 8, 16, 32}.
Therefore, the IDCT-VIII is computed only by inverting the in-
put order using a pre-processing stage and assigning the appropriate
outputs signs using a post-processing stage.
DST-VII
Pre-processing Post-processing
type
Fig. 1. N-point IDCT-VIII/IDST-VII hardware design using IDST-
VII as kernel transformation, pre-processing and post-processing
blocks are used when IDCT-VIII type is active.
Several IDCT-II hardware implementations have been proposed
in the literature as it is the classic transform used in the previous
video coding standards. However, none of the existing implemen-
tations supports the size of 64-point IDCT-II, until now this is the
first proposed solution based on a constant multiplier architecture
that reaches the size 64. Figure 2 shows the unified N-point hard-
ware design for the IDCT-II. The proposed implementation relies on
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Fig. 2. General structure of the order-64 inverse DCT-II. Blocks
ON/2 corresponds to odd decomposition and EN/2 to the even de-
composition of [CN2 ]T . X0 and X1 denote the input samples, while
Yi denote the outputs.
the state-of-the-art butterfly architectures and includes the IDCT-II
of order 64.
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Fig. 3. RM architecture, X0 and X1 are the input samples, Ci is the
transform coefficient, mi is a multiplier and Yi represents the output
Table 2. Synthesis results for both ASIC and FPGA platforms
MCM arch. RM arch.
ASIC
Frequency (Mhz) 600 600
Combinational area 221659 59588
Noncombinational area 27860 32413
Buf/Inv area 16796 4848
Total area 266315 96849
FPGA
Frequency (Mhz) 139 165
ALMs (/427200) 51182 (12%) 9723 (2%)
Registers 16924 14368
DSP blocks(/1518) 0 (0%) 32 (2%)
3.2. Regular Multipliers Architecture
In this section, the RM architecture is investigated. The architec-
ture of 4/8/16/32-point 1D IDCT-II/VIII, IDST-VII and 64-point 1D
IDCT-II uses 32 shared multipliers. Thirty-two is the maximum
number of multiplications needed to get an output rate of 2 pix-
els/cycle. This number is bounded by the odd decomposition of the
Table 3. Comparison of different hardware transform designs
Solutions Fan et al. [11] Garrido et al. [9] Mert et al. [6] Kammoun et al.
[10]
Proposed RM architecture
Technology ASIC 65 nm 20 nm ME ASIC 90 nm ME 20 nm FPGA ASIC 28 nm ME FPGA
Gates/ALMs 496400 1312 417000 133017 96849 9723
Registers – 3624 – – – 14368
DSPs – 32 – 1561 – 32
Frequency (Mhz) 250 458.72 160 147 600 165
Throughput (fps) – 3840 × 2160p23 7680 × 4320p39 1920 × 1080p50 3840×2160p30 1920×1080p50
Memory − 41 × 21 Kbits – – –
Transform size 4, 8, 16, 32 4, 8, 16, 32 4, 8 4, 8, 16, 32 4, 8, 16, 32, 64
Transform type
DCT-II/VIII,
DST-VII
DCT-II/VIII,
DST-VII
DCT-II/VIII,
DST-VII
DCT-II/V/VIII,
DST-I/VII DCT-II/VIII, DST-VII
64×64 IDCT-II transform matrix and the 32×32 IDST-VII/IDCT-
VIII transform matrices. For large block sizes and by taking advan-
tage of the zeroing, we can process one pixel/cycle at the input to
get a 2 pixel/cycle at the output. In the case of 64-point IDCT-II, the
size of the input vector is 32 and the output vector size is 64. For
the 32-point IDCT-VIII/IDST-VII, the size of the input and output
vectors are 16 and 32, respectively. In both cases, the output vector
is twice the size of the input vector, and thanks to this, we can lower
the input rate to one pixel per cycle.
Figure 3 shows the architecture of the hardware module using 32
RMs referred tomi. X0 andX1 are the input samples. Using the ze-
roing for large block sizes,X0 andX1 interfaces will carry the same
input sample and sel signal is disabled, otherwise they carry two dif-
ferent samples and sel is enabled. The input samples are then multi-
plied by the corresponding transform coefficients Ci (i ∈ 1..N). C
represents a line from the transform matrix. Each Xi is multiplied
by its corresponding Ci coefficient. The result is then accumulated
at the output vector Yi using the adders and the feedback lines as
shown in Figure 3.
The transform coefficients are stored in a ROM. The total mem-
ory size is 17408-bits which corresponds to 68 columns of 256 bit-
depth (68×256). The ROM stores the coefficients of the 64-point
IDCT-II, 32-point, 16-point, 8-point and 4-point IDST-VII matrix
coefficients. The 64-point IDCT-II is decomposed using its butter-
fly structure, and the resultant sub matrices are stored. In fact, one
sub matrix is replicated to respect the output rate. The relationship
between IDCT-VIII and IDST-VII enables us to compute both trans-
forms using one kernel. Thus, we store only the IDST-VII transform
matrices.
4. EXPERIMENTAL RESULTS
VHDL hardware description language is used to implement both
proposed designs. A state-of-the-art logic simulator [12] is used to
test the functionality of the 1D transform module. The test strategy
is as follows. First a set of 105 pseudo-random input vectors have
been generated and used as test patterns. Second, a software imple-
mentation of the inverse transforms has been developed, based on the
transform procedures used in VTM 6.0 [1]. Using self-check tech-
niques, the bit accurate test-bench compares the simulation results
with those obtained using the reference software implementation.
The proposed design supports three different video standards in-
cluding AVC/H.264, HEVC/H.265 and the emerging VVC/H.266
standard. The MCM 1-D architecture MTS core works at 600Mhz
with 249K cell area, while the RM architecture operates at 600Mhz
with 93K cell area and 17408 bits of ROM used to store transforms
coefficients.
The 1D-MTS module has been Synthesised by DC with Tai-
wan Semiconductor Manufacturing Company (TSMC) 28nm stan-
dard cell library targeting ASIC platform. Table 2 gives the synthe-
sis results for both architectures on ASIC and Arria 10 FPGA (ME)
platforms. It shows that the RM architecture consumes 63% less
gates than the MCM one.
The result given in Table 2 for FPGA platforms shows that the
RM architecture consumes 80% less ALMs, 15% less registers com-
pared to the MCM-based one. On the other hand, the total number of
used DSP blocks is 32 which is 2% of the FPGA total DSP blocks.
These implementations could be further optimized for FPGAs to en-
hance the system frequency. However, it is estimated that the RM
architecture will always give better performance.
A fair comparison with other studies in the literature is quite dif-
ficult. Most studies focus on earlier version of VVC, and there are
few ASIC-based designs for the VVC MTS. For comparison, Table 3
lists the key performance of state-of-the-art ASIC and FPGA-based
works, including the VVC-MTS related works [11, 9, 6, 10]. Gate
count is the logical calculation part and it can be seen from Table 3
that compared with implementations of Fan et al. [11] and Mert et
al. [6], our solution has obvious advantages. We present a unified
transform architecture that can realize IDCT-II/IDST-VII/IDCT-VIII
for transform unit of order 4,8,16,32 and 64 with a fixed throughput
of 2 pixels per cycle. Practically, up to 80.5% of area can be re-
duced compared to [11] and up to 76.7% compared to [6]. In term
of ALMs, we provide 92.7% reduction compared to implementa-
tion proposed by Kammoun et al. in [10]. However, currently, no
implementation have been found for the IDCT-II of order 64. Al-
though, [11] and [10] supports 2D for all transform types, the trans-
form could be achieved only up to the 32×32 block size.
5. CONCLUSION
In this paper, two hardware implementations of 1D VVC-MTS mod-
ule of are proposed. The two architectures are able to implement the
VVC inverse transforms including block sizes from 4×4 to 64×64.
Up the best of our knowledge, this is the first implementation that
supports all VVC-MTS sizes. For our VVC/HEVC/AVC ASIC de-
coder, we adopted the RM architecture since it enables a significant
area saving.
In the future, we aim to extend this architecture to support two
dimension transform and include the Low-Frequency Non Separable
Transform LFNST and quantization block within a unified module.
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